events
Primary failure rate source component for LPDDR4 DRAM.
Events
Bases: Base
Initializes the baseline DRAM failure rates for LPDDR4.
This module acts as a primary source for SBE, DBE, MBE, and WD faults. As a pure source component, it uses a SumBlock to inject all rates in parallel.
Source code in src/ecc_analyzer/models/lpddr4/events.py
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 | |
__init__(name)
Initializes the fault rates based on a baseline DRAM FIT value.
Parameters:
| Name | Type | Description | Default |
|---|---|---|---|
name
|
str
|
The descriptive name of the component. |
required |
Source code in src/ecc_analyzer/models/lpddr4/events.py
16 17 18 19 20 21 22 23 24 25 26 27 28 29 | |
configure_blocks()
Configures the internal block structure by injecting failure rates as basic events.
Uses a SumBlock as these faults occur independently and in parallel on the hardware level.
Source code in src/ecc_analyzer/models/lpddr4/events.py
31 32 33 34 35 36 37 38 39 40 41 42 43 44 | |